
F.g. -




			3	8	Ø	<b>3</b>	0	Ø	(F)	(S)	6	(3)		3	9	(2)
201 命 <del>介モ</del> ード	202 動作資源	メキニューサル	) = k	۶ ۱	כן ה	<u>.</u>	16.77	∢	ロック B	フロック C 助作		17	WY ARO RI	ΨĮ	PXI:	マー・シャ
ADD Rx,Ry,Rz	7	О	То	1	To	To	1	, [	0 1 0				<del></del>	<u> </u>	<del></del>	_ 
ADD Rx, MEMy, MEMa	7	1	D	1	0	<b>↓</b> _				-1-	) (	-	+-	10	0	_
ADD Rx.Ry,imm	1	0	O	+	0	+-	4_	4-	+	4	4-	<del></del> -	1	11	0	]
LD Ra, MEMy	1	<b>—</b>	0	0	0	0				+-	+-	<del></del> -	0	10	1	]
LD Ra, MEMy:: ADD Ra, Ry, Hz	1	1	0	1	6	0	<del>  -</del>	+-	-∤	<del> </del>	+-	+-	0	0	0	]
STR Ra, MEMy	1	0	1	0	0	0	1	0	+-	+-	1	Ŀ	1	0	0	
MUL Rx.Ry.Rz	1	0	0	0		<u> </u>	1	1	0	U	0	<u> -</u>	0	0	0	
IO ADDR	1	U	0	0	1	0	0	0	0	0	0	1	1	٥	0	
JUMP Rx		0		0	0	0	0	0	0	1	0	0	U	1	1	
LOOP N		0	6	0	0	1	0	0	0	0	0	1	n	n	D	
:		-1	ات	<u> </u>	의	1	9	0	1	0	0	0	0	0	1	
ெ	Į				_:										$\neg$	

## 6 命令別動作資源テーブル

```
" 201
        instruction mode;
        instruction-independent operation resource table;
        operation resource;
        memory Read operation;
       memory Write operation;
       calculator A operation;
       calculator B operation;
       branch unit A operation;
       block A operation;
       block B operation;
       block C operation;
      peripheral interface A operation;
      parallel instruction decode unit;
      data register RO to R15;
      data register R16 to R31;
      address calculation unit;
      threshold value unit;
```

peripheral interface A operation; parallel instruction decode address calculation unit; data register R16 to R31; branch unit A operation; data register R0 to R15; calculator A operation; calculator B operation; memory Write operation; memory Read operation; threshold value unit; block B operation; block C operation; block A operation; LD R1, Mem(A0) D LD R1,Mem(A1) SUB RO,R1,Oxffff ADD R2,R5,R7 MUL R3, RO, R2 STR Mem(A4).R3 () L R4,Mem(A5) instruction-independent operation resource use data; F)g.4 peripheral interface A operation; parallel instruction decode unit; address calculation unit; branch unit A operation; data register R0 to R15; data register R16 to R31 memory Write operation; calculator A operation; calculator B operation; memory Read operation; threshold value unit; block C operation; block A operation; block B operation; () LD R1, Mem(A0) i LD R1,Mem(A1) **SUB** RO, R1, Oxffff ADD R2, R5, R7 O Û o o MUL R3,R0,R2 STR Mem(A4),R3 U LD R4,Mem(A5)






Fig.9

()プログラムID	運力制御機能ON/OFF
ID1	ON
ID2	ON
ID3	OFF
ID4	ON

(<u>)</u>

program ID;

power control function ON/OFF;

```
data_a = data_b*1.75;

data_c = func_calc_d(in1, in2, in3);

if (cond_k = 1){ adrs1 = adrs1 + 8; }

#pragma POWER_CONT_ON_Level1

for (i=0; i<256; i++){

  out_sum = out_sum * data_c[adrs1]

}

#pragma POWER_CONT_OFF

if (out_sum > 24){ adrs1 = adrs1 + 32; }
```

## Fig. 11

のレベル	② 制御內容
Level O	分命令置換によって停止可能な動作資源のみ検出
Level 1	<b>分</b> 10区間以上動作しない動作資源を検出
Level 2	⑤ 5区間以上動作しない動作資源を検出
Level 3	

```
Q level;
```

control content;


only operation resource which can be stopped is detected by replacing instructions;


operation resource which is not actuated for 10, or more sections is detected;

operation resource which is not actuated for 5, or more sections is detected;

operation resource which is not actuated for 3, or more sections is detected;









MOV	R0, 0X00aa
ADD	R5, R5, R0
LD	R1, Mem(A1)
SUB	RO, R1, OXOM
LD	R7, Mem(A0)
ADD	R2, R5, R7
MUL	R3, R0, R2
STR	Mem(A4), R3

<b>◎ メモリRead動作</b>	3 メモリWrite動作	3 演算器A動作	<ul><li>● 演算器B動作</li></ul>	多分岐ユニットA動作	<b>のブロックA動作</b>	A ブロックB動作	g ブロックC動作	今周辺インターフェース動作	の批判命令デコードユニット	<ul><li>データレジスタRO-R15</li></ul>	<u> </u>	プアドレス演算ユニット	り即値ユニット	<b>1</b>
Q.	O)	1	0	0	0	0	0	0	0	1	0	Ō	1	]
Ö	Ō.	1	0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	0	0	1	0	0	0	0	1	0	1	0	ļ
O	Ö	1	0	0	0	0	0	0	0	1	0	0	1	ĺ
1	0	0	0	0	1	0	0	0	0	1	0	1	0	
0	0	1	0	0	0	0	0	0:	0	0	0	0	0	
·0	O	0	1	0	0	0	0	0	0	1	0	0	0	
0	1	0	0	0	1	1	0	0.	0	1	0	1	0	

- 1 memory Read operation;
- 2 memory Write operation;
- 3 calculator A operation;
- 4 calculator B operation;
- 5 branch unit A operation;
- 6 block A operation;
- 7 block B operation;
- 8 block C operation;
- 9 peripheral interface A operation;
- parallel instruction decode unit;
- 11 data register R0 to R15;
- 12 data register R16 to R31;
- 13 address calculation unit;
- 14 threshold value unit;

Fy.15






STR

Mem(A4), R3

0 0

0 0 0 1 0

0



STR Mem(A2), R9

LD R1, Mem(A1)

MUL R3, R0, 0x0002

MUL R5, R7, 0x0004

SUB RO, R1, 0x0fff

ADD R2, R5, R7

MUL. R3, R0, R2

STR Mem(A4), R3

memory Write operation; memory Read operation; shifter operation;

Ó

 multiplier operation;

N

G

branch unit A operation; block A operation;

peripheral interface A operation; block c operation;

block B operation;

parallel instruction decode unit; data register R16 to R31; data register R0 to R15;

 address calculation unit;

threshold value unit;

F19.20

memory Read operation;

branch unit A operation; memory Write operation; multiplier operation; shifter operation;

peripheral interface A operation; block A operation; block B operation; block C operation;

parallel instruction decode unit; data register R16 to R31; data register R0 to R15;

address calculation unit; threshold value unit;

STR Mcm(A2), R9 SFT R3, R0, 0x0001 LD R1, Mem(A1) SFT R5, R7, 0x0002 SUB RO, R1, 0x0fff ADD R2, R5, R7 MUL R3, R0, R2 STR Mem(A4), R3

	T .	_	\$00 miles	***	_	_							_	
0	0	1		0	0	0	0	0	0	1	0	0	Ti	-
0	0	1	2	0	0	0	0	0	0	1	10	10	10	_
1	0	0	o	8	1	+-	+-		+-	+-	1	Ļ	$\perp$	
-	<del> </del>	1		L	$\int_{-1}^{1}$	0	10	0	0	1	0	1	0	
0	0	1	O	0	0	0	0	0	0	1	0	10	+	$\dashv$
0	0	١,			┼	├—	┼	+	<del>  </del>	1	$\Gamma_{\rm o}$	J	0	ı
Ľ		1	W	4	0	0	0	0	0	1	0	0	0	1
0	0	1		10	0	0	0	0	1	<del>  -</del>	+-	╀	<del>                                     </del>	4
_	-			<u> </u>					0	10	0	0	0	ı
0	0	0	1	0	0	0	0	0	0	1	0	0	0	ł
0 1	1	0		0	,	_				L		ب	L	ı
					1	1	0	0	0	1	0	1	0	I

LD R1,Mem(A0) LD R2,Mem(A1) ADD R0,R1,R2 : SET SUB R0,R1,R2 ADD R2,R5,R7 MUL R3,R0,R2 : CLR. PCR,#Memory\_Stop - 2103 ST

Mem(A4),R7